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Abstract: The High-Speed Image Pre-Processor with Oversampling (HIPPO) is a prototype image 
sensor readout integrated circuit designed for both high performance and enhanced flexibility. HIPPO's 
initial target application is the instrumentation of bufferless, column-parallel, soft x-ray Charge-
Coupled Device (CCD) image sensors operating at column rates up to 10 MHz, enabling 10,000 frames-
per-second (fps) video rates. HIPPO's architecture is flexible and allows design tradeoffs between 
speed, accuracy, and area. This architectural flexibility will enable the fast development of related 
image sensor and particle detector readout ICs based on HIPPO technology.  HIPPO contains 16 
channels, each comprising a charge amplifier, a dual-slope correlated double sampler, a sample-and-
hold, a multiplexed 12b, 80 MS/s pipelined ADC (one ADC for every 4 channels), and a 480 Mb/s 
output serializer. 
 
HIPPO achieves 35 e- read noise at 10,000 fps for a 1 Mpixel sensor, improving to 24 e- at 5000 fps. 
HIPPO's charge-domain input obviates the source follower amplifier used in most CCDs and enables 
the implementation of a fully column-parallel CCD architecture. HIPPO was specifically designed to be 
flexible in both the sequencing of its operations and in its ability to accommodate input rates 
potentially varying over an order of magnitude. 
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1)  Citations should be provided to specific circuit topologies, as it is difficult to follow otherwise.  
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        b) it is not at all clear what constitutes a "switched symmetrical transconductance" topology 
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   up to the usual standards of a scholarly article. 
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multiplexed 12b, 80 MS/s pipelined ADC (one ADC for every 4 channels), and a 480 Mb/s output serializer. 
 
HIPPO achieves 35 e- read noise at 10,000 fps for a 1 Mpixel sensor, improving to 24 e- at 5000 fps. HIPPO's 
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1. Introduction 
 
The High-Speed Image Preprocessor with Oversampling (HIPPO) is an integrated system for solid-state 
imager readout.  HIPPO is designed for both high performance and enhanced flexibility compared to 
earlier integrated readout systems.  Emerging particle detection and scientific imaging applications require 
greatly increased readout rates to enable the capture of dynamic processes.  Future x-ray light sources, for 
example, will require instrumentation that digitizes at pixel rates in excess of 100 Gpixel/s [1].  Its initial 
application will be the instrumentation of thick, fully depleted, column-parallel soft x-ray charge-coupled 
devices (CCDs) operating at column rates up to 10 MHz, enabling 10,000 frames-per-second (fps) video 
rates for 1 Mpixel square sensors.  HIPPO’s flexible architecture allows design tradeoffs between speed, 
accuracy, and area.  This architectural flexibility will enable rapid development of related image sensor 
and particle detector readout integrated circuits (ICs) based on HIPPO technology.   
 
Conventional CCDs provide excellent performance due to their low noise and nearly lossless charge 
transfer.  Figure 1 shows a schematic diagram of a traditional 3-phase CCD.  The three clock phases are 
operated without overlap to shift the charge packets toward the output amplifier.  At the end of the 
clocked MOS capacitor array, the output charge packet is dumped onto a floating diffusion.  The voltage 
at this diffusion is buffered off-chip by an output amplifier.  This on-chip output amplifier is typically 
implemented in a source follower configuration.  The output speed of the CCD is usually limited by this 
amplifier as the CCD manufacturing process is not optimized for MOSFETs and because of architectural 
challenges associated with parallelizing the columns.  Therefore, HIPPO is designed to instrument  
column-parallel CCDs without on-chip output buffer amplifiers.   
 
 
Figure 1.  Schematic diagram of a conventional charge-coupled device. 
These bufferless CCDs are clocked at a column rate of up to 10 MHz.  A schematic diagram of the output 
of a bufferless, column-parallel CCD is shown in Figure 2  Instead of a buffer amplifier, the output of the 
bufferless CCD is a floating diffusion, which means that HIPPO reads out the signal charge packet 
destructively.  In order to do this successfully at the requisite 10 MHz rate, the input stage of HIPPO must 
be charge-sensitive, fast, low-noise, and capable of accepting and returning to the CCD large amounts of 
charge during its reset phase (the transfer gate charge injection of approximately 200 ke-), while still 
sensing small signal charge packets.   
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Figure 2.  Schematic diagram of bufferless CCD output structure. 
2. HIPPO Channel 
Within HIPPO, the CCD output charge is read out directly (without on-CCD voltage buffering) using the 
signal chain shown in Figure 3.  The signal chain comprises a charge-domain preamp, a single-ended-to-
differential converter, cross-coupled switches for implementing continuous-time correlated double-
sampling (CDS), a fully differential, continuous-time integrator, a fast-settling sample-and-hold amplifier 
(SHA) and a Pipelined ADC.  The ADC is multiplexed between four signal conditioning channels.  
Because the ADC also implements oversampling, it operates at a sampling rate that is greater than the rate 
of the channel by a multiple of four.  The sampling rate difference between the channel and the ADC 
determines the oversampling ratio and is programmable.  The HIPPO channel itself operates at a rate of 
between 625 kHz and 10 MHz. In the HIPPO prototype, channels are grouped in sets of four with each 
group sharing a single ADC.  This is done in order to match the pitch of the ADC with the column pitch 
of the CCD.   
 
 
Figure 3.  HIPPO signal chain. 
The channel is controlled by a digital state machine that generates the timing signals shown in Figure 4.  
After it is reset, HIPPO integrates the reset level of the CCD.  The CDS circuit is idled when the CCD 
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video signal is processed by the preamp.  Then, the CDS integrates in the opposite direction to cancel the 
reset noise of the CCD.  Finally, the output of the CDS is sampled by the SHA and sent to the ADC. 
 
Figure 4.  HIPPO timing diagram.  This diagram assumes a channel rate of 10 MHz. 
3. HIPPO Preamp 
A block diagram of the preamplifier is shown in Figure 5.  The main strategy is transimpedance 
amplification.  The signal path comprises a two-stage, Miller-compensated, transconductance amplifier 
labeled A1, with capacitive feedback to convert input charge to output voltage.  The first stage of this 
Miller amplifier consists of a folded cascade differential pair in order to increase the power-supply 
rejection ratio over the bandwidth of the preamplifier.  A set of switches, S1a and S1b, allows the gain 
setting to be changed from a 50 ke- and a 1 Me- full-scale range.  To preserve loop stability, different 
values of Miller capacitance are used inside amplifier A1 depending on the gain setting.    
 
 
Figure 5.  Block diagram of HIPPO preamp. 
A second transconductance amplifier [2] (A2) is used to reset the preamplifier feedback capacitance.  It 
uses a switched symmetrical transconductance topology.  The circuit is switched in the sense that it is 
powered down when not in use to reduce DC power dissipation.  Two external reference voltages set the 
DC output of the preamplifier.  The capacitor Cp represents all the parasitic capacitance present at the 
input (i.e. bonding wire, bonding pads, and CCD floating diffusion).  Under nominal conditions, the full 
scale voltage at the output of the preamplifier ranges from 850 mV to 350 mV.  The preamplifier uses 
large devices biased in moderate inversion to provide low thermal noise, but cannot remove the kT/C 
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noise introduced by the reset amplifier or the reset noise introduced by the CCD.  To lower the total noise, 
the preamplifier drives a correlated double-sampling circuit described in the next section. 
 
Figure 6 shows a simplified schematic of the preamp main amplifier (A1 in Figure 5).  The single-ended 
output of the CCD is sensed by differential pair MN1 and MN2.  While differential sensing increases the 
input noise, it greatly improves the ability of the preamp to reject noise on the negative power supply.  
The differential pair does this by transforming noise on the negative power supply into a common-mode 
signal.  This is critical here because the gain seen by the negative supply of a single common-source 
device is the ratio of the input capacitance to the feedback capacitance (in this case approximately 64).  
Even low-amplitude noise on the negative power supply in this case would render the preamp inoperable 
in the sense it would be impossible to separate the signal from power supply bounce.   
 
 
Figure 6.  Simplified schematic of preamp main amplifier. 
The output of the differential pair is folded to increase swing and then drives common-source amplifier 
MN6 and MP5.  The output is then buffered by the source follower consisting of MN7 and MN8.  The 
output is fed back to the input through capacitor Cf.  Cf can be adjusted to implement different gains.  
The charge gain of the preamp, in the limit of large open-loop gain, is approximately 1/Cf.  The feedback 
capacitor Ccomp is used to implement cascode compensation by feeding back a portion of the output 
signal to the folding node. 
 
Because the reset time allowed for the preamp in the highest channel rate case is so small, an active reset 
circuit as described above is required.  The feedback reset OTA is used to reset the main amplifier. The 
OTA uses a symmetrical architecture for efficiency is energized only when the preamp is being reset.  
Because a low transconductance is required here for noise purposes, the devices are biased with large 
drain-source voltages. 
 
The linearity performance of the preamp in 50 ke- mode and with a 100 ns integration following the 
output is shown in Figure 7.  The peak nonlinearity (at full-scale) is less than -0.15 bit at a 10-bit level, 
indicating that the preamp is capable of approximately 12-bit linearity performance in this mode.  The 
linearity is degraded somewhat in the higher gain modes. 
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Figure 7.  Preamp linearity in bits at a 10-bit level.  The integration period is 100 ns and preamp is in 50k e- mode.  The simulation 
was run at room temperature using the nominal process corner. 
4. Correlated Double-Sampler and Gated Integrator 
To remove the reset noise from the CCD and the preamplifier reset amplifier, HIPPO uses continuous-
time dual-slope correlated double-sampling (CDS).  CDS is a powerful, widely used technique to 
suppress reset noise in solid-state imagers.  The basic concept is to take two samples of the CCD output: 
the first after the CCD is reset and the second when the signal charge packet is available at the CCD 
output.  Since the charge injection from the reset operation is common to both samples, taking their 
difference can reject the charge injection while retaining the signal.  Typically, the CDS technique is 
implemented using switched-capacitor techniques.  However, in the case of low-noise scientific imaging, 
the residual kT/C noise from the sampling capacitors typically used to implement CDS would limit the 
performance of the channel.  Therefore, HIPPO uses the continuous-time dual-slope technique to 
implement CDS.  A block diagram of the concept of cascading a charge preamp with a gated integrator is 
shown in Figure 8.    
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Figure 8.  Block diagram of CDS and integrator circuits. 
The CDS is implemented using fully differential circuits to improve both the signal-to-noise ratio at the 
integrator output and to be compatible with the digitizer which samples its output.  The single-ended 
output of the preamplifier is converted to differential by sending the preamp output through two paths.  
One path goes directly to the integrator’s inverting input and the other goes through a unity-gain inverting 
amplifier before it reaches the integrator’s noninverting input.  Because the inverting amplifier has finite 
bandwidth, the phase difference between the two signals is not exactly 180 degrees, but since the channel 
rate is limited to 10 MHz, the phase mismatch does not significantly affect the CDS performance.  Three 
different integration periods are available: 50 ns, 100 ns, and 150 ns.  These different integration periods 
provide the same level of reset noise rejection but provide thermal noise rejection proportional to the time 
spent integrating.  There are diminishing returns here with respect to longer integration times because half 
the integration is spent accumulating noise, rather that rejecting it.  Figure 9 shows the linearity of the 
integrator after parasitic extraction.  The integrator displays better than 10-bit linearity. 
 
 
 
Figure 9.  Linearity of the CDS circuit.  The integration period is 100 ns.  The simulation was run at room temperature using the 
nominal process corner. 
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5. Analog-to-Digital Converter 
 
The HIPPO ADC digitizes the output of the integrator to give a digital output that is proportional to the 
magnitude of the input charge packet.  A block diagram of the ADC is shown in Figure 10.  The ADC 
uses a pipelined architecture.  It consists of 11 identical stages, each of which contains a low-resolution 
1.5-bit analog-to-digital subconverter (ADSC), a 1.5-bit digital-to-analog subconverter (DASC), an 
analog subtractor, a sample-and-hold amplifier (SHA), and a gain stage [3].   
  
Figure 10.  ADC block diagram. 
 
A timing diagram for the ADC is shown in Figure 11.  The SHA for each odd stage acquires the input 
signal on φ1 and the odd stages generate  residues on φ2.  The phases are reversed for the even stages.  
The ADSCs make their decisions during the non-overlap time. 
 
 
Figure 11.  Timing diagram for ADC. 
 
S1 samples
S1 DAC+RA
S2 samples
S1 samples
S2 DAC+RA
S3 samples
S1 DAC+RA
S2 samples
S3 DAC+RA
S1 CMP S2 CMP S1 CMPS3 CMP
Φ1
Φ2
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6. HIPPO Layout 
 
The layout strategy for the HIPPO core is shown in Figure 12.  Each of the preamps, CDS circuits, and 
SHAs is laid out on a 200 μm pitch.  To maintain a 50 μm channel pitch to match the CCD, four of each 
circuit is placed in a row and the outputs are then fed to the ADC.  This has minimal impact on 
performance, since the additional load driven by the preamp due to stacking of circuit blocks is small 
relative to the input capacitance of the CDS circuit it is driving. 
 
 
Figure 12.  Layout strategy for HIPPO core. 
 
 
7. Performance 
 
An extracted simulation of the channel front end is shown in Figure 13.  The simulation was done for the 
50 ke- gain mode.  The output noise level here is about 37.5 e-.  At half speed (5000 fps) the output noise 
level is 24 e-.  A full-chip, extracted simulation is shown in Figure 14.  At time of writing, the fabricated 
HIPPO prototype is undergoing bench testing. 
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Figure 13.  Extracted simulation of channel front end.  The top four traces are the first four preamps and the bottom four traces are 
their corresponding integrators.  The y-axes span -500 mV to 500 mV and the x-axis is from 0 to 1.8 μs. 
 
Figure 14.  Full-chip simulation of parasitic extracted HIPPO (including pads).  The top y-axis spans 1.19 V to 1.235 V.  The 
bottom y-axis spans -600 mV to 300 mV.  The x-axis spans 0.8 μs to 1.25 μs. 
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The die photo of the 65 nm HIPPO IC is shown in Figure 15.  The simulated extracted   performance of 
the IC is summarized in Table 1. 
 
 
Figure 15.  Annotated HIPPO die photo. 
 
Requirement Value Comment 
Channel Rates 10, 5, 2.5, 1.25 MHz 
ADC Rates 80, 40, 20, 10  MHz 
Input Noise 35 e-  
24 e- 
Max Speed 
Min Speed 
Full Scale 50e3/1e6 e- Mult gain steps 
Output Resolution 12 Bits 
Linearity 0.5 LSB  10-bit level 
Technology 65 nm CMOS  
Table 1.  Simulated HIPPO performance. 
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8. Conclusion 
HIPPO, a front-end signal processor for column-parallel CCD readout implemented in 65 nm CMOS 
technology, is presented.  It achieves achieves 35 e- read noise at 10,000 fps for a 1 Mpixel sensor, 
improving to 24 e- at 5000 fps.  The IC enables the readout of bufferless, column-parallel, soft x-ray 
Charge-Coupled Device (CCD) image sensors. 
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